Roll No. :

B022412(022)

B. Tech (Fourth Semester) Examination, April-May 2022

(AICTE Scheme)

(CSE Branch)

COMPUTER SYSTEM ARCHITECTURE

Time Allowed: Three hours

Maximum Marks: 100

Minimum Pass Marks: 35

Note: Attempt all questions. Part (a) in each unit is compulsory. Attempt any two from (b), (c) and (d). Part (a) is of 4 marks and part (b), (c) and (d) are of 8 marks each.

Unit-I

- 1. (a) What do you mean by micro program?
 - (b) Explain various types of computer instruction formats.

- (i) Direct
- (ii) Indirect
- (iii) Relative
- (iv) Indexed
- (c) Differentiate between hardwired control unit and micro-programmed control unit.
- (d) Explain the working of a typical hardwired control unit with a neat diagram?

Unit-II

- 2. (a) What is divide overlofw? Give suitable example.
 - (b) Show the contents of registers E, A, Q and SC

- during the process of division of 10100011 by 1011 using restoring method.
- (c) Show step-by-step multiplication process using Booth Algorithm. Assume 5 bit registers that hold signed numbers are $(+15) \times (-13)$.
- (d) Explain Bit-pair recoding with an example.

Unit-III

- 3. (a) Write the advantages of memory interleaving?
 - (b) A two-way set associative cache memory uses blocks of four words. The cache can accommodate a table of 2048 words from main memory. The main memory size is 128 K × 32.
 - (i) Formulate all pertinent information required to construct the cache memory.
 - (ii) What is the size of cache memory?
 - (c) The access time of cache memory is 100 ns and that of main memory 1000 ns. It is estimated that 80% of the memory request for read and remaining 20% for write. The hit ratio for read access only 0.9. A write through procedure is used.

- (i) What is the average access time of the system considering only memory read cycle?
- (ii) What is the average access time of the system for both read and write required?
- (iii) What is the hit ratio taking into consideration the write cycles?
- (d) Explain the working of an associative memory with neat diagram.

Unit-IV

- 4. (a) What are priority interrupts.
 - (b) Explain the working of Direct Memory Access with a neat diagram.
 - (c) Differentiate between synchronous and asynchronous data transfer.
 - (d) Explain programmed I/O with example.

Unit-V

- 5. (a) Define parallel processing?
 - (b) Explain Flynn's classification of parallel architecture.

- (c) What do you understand by pipelining? Differentiate between instruction pipeline and arithmetic pipeline.
- (d) A nonpipeline system takes 50 ns to process a task.

 The same task can be processed in a six-segment pipeline with a clock cycle of 10 ns. Determine the speed up ratio of the pipeline for 100 tasks. What is the maximum speed up that can be achieved?